



TF-530+VW2005 TX


Date MM/DD/YY	Revision	Description	By
01/14/04	A	First Release.	Chance
04/21/04	B	1. Add Flip-Flop to Card-bus. 2. Change VW2010's HIF to Motorola mode. 3. Add one more address latch (High Addr.). 4. Add one PLD/ 16V8 for glue-logic	Chance
08/17/04	C	1. Change Card-bus to Mini-PCI 2. Change PHY to ADM7001 3. Modify WLAN's power circuitry 4. Add A/V input circuitry and Tuner 5. Add A/V decoder SAA7173 6. Change to VW2005	Chance

TF-530 + VW2005 TX Rev. C











Device (Addr. Space)	/RD, /WR	/IOCS0	/IOCS1	A18
Int. Memory (00,0000~01,FFFF)	1	1	1	X
2010_REG (02,0000~03,FFFF)	0	0	1	0
2010_DMA (04,0000~07,FFFF)	0	0	1	1
LED_64KB (08,0000~0B,FFFF)	0	1	0	0
SRAM_128KB (0C,0000~0F,FFFF)	0	1	0	1




泰發科技		8F-1, 289, Section II, Kuan-Fu R.D. Hsinchu
Title TF-530 + VW2005 TX: Mini-PCI		
Size B	Document Number TFDN-021101.01	Rev C
Date: Tuesday, November 09, 2004	Sheet 4	of 11



泰發科技		8F-1, 289, Section II, Kuan-Fu R.D. Hsinchu
Title TF-530+ VW2005 TX: LAN PHY		
Size B	Document Number TFDN-021101.01	Rev C
Date:	Tuesday, November 09, 2004	Sheet 5 of 11



泰發科技		8F-1, 289, Section II, Kuan-Fu R.D. Hsinchu
Title TF-530 + VW20005: Power & Module Header		
Size B	Document Number TFDN-021101.01	Rev C
Date: Tuesday, November 09, 2004	Sheet 6	of 11




TUNER

Optional 3D Comb-filter Module

Anti-Aliasing Filter

泰發科技		8 F-1, 289, Section I, Kuan-Fu R.D, Hsinchu
Title T F - 5 3 0 + V W 2 0 0 5 T x : A u d i o / V i d e o I n p u t		
Size Custom	Document Number TFDN-021101.01	Rev C
Date: Tuesday, November 09, 2004	Sheet 7	of 11



泰發科技		8F-1, 289, Section II, Kuan-Fu R.D., Hsinchu	
Title TF-530 +VW2005 Tx: Audio/ Video Decoder			
Size	Document Number	Rev C	
	Customer FDN-021101.01		
Date:	Tuesday, November 09, 2004	Sheet	8 of 11

$\text{/DMA_REQ} := (\text{/CDI_REQ} \& \text{/CDO_REQ})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

$\text{/DMA_ACK} := (\text{/CDI_ACK} \& \text{/CDO_ACK})$

U22C

HAD0..15

HA0..20

/2010_AS

/2010_CS

2010_RW

/CDO_REQ

/CDI_ACK

/CDI_REQ

/CDO_ACK

/DT_ACK

/DT_ACK_INT

/RST

YUV0..7

PCST3_0..4

VBI_IN0..4

VBI_IN5..7

I2S_IN_DATA1..2

I2S_IN_BCLK

ENC_AUDIO_MCLK_O

ENC_AUDIO_MCLK_I

PLL_BYPASS

GPIO7

Transcoding

AUDIO_PLL_CLK_I = PCLK_O.


PCR_CLK_I=PCR_27MHZ

ROMD[7..0] := 0b 1010 0001
Motorola Mode, ROM-less


Bug Fix

GPIO7 = "0", Transcoding:
AUDIO_PLL_CLK_I = PCLK_O.
PCR_CLK_I=PCR_27MHZ

泰發科技		8 F-1, 289, Section II, Kuan-Fu R.D. Hsinchu	
Title TF - 5 3 0 + VW2005: Host I/F (part A)			
Size	Document Number	Rev	
Custom	TFDN-021101.01	C	
Date:	Tuesday, November 09, 2004	Sheet	9 of 11






Stream Data In






ENCODER SDRAM (64Mbit)

KEEP CLOCK TRACES SHORT and RESISTOR CLOSE TO 2010



Place SDRAM chips close to 2010 and use balanced length traces (SDRAM is running at 162 MHz, use good layout practices).




DECODER SDRAM (64Mbit)


KEEP CLOCK TRACE SHORT

Do NOT Stuff

TS data output










Stream Data Out



GPIO7 = "0": Transcoding, TSD[0..7] = CDO[0..7]

泰發科技		8F-1, 289, Section II, Kuan-Fu R.D. Hsinchu
Title T-F-530 + VW2005: SDRAM I/F (part B)		
Size	Document Number	Rev
Custom	mTFDN-021101.01	C
Date:	Tuesday, November 09, 2004	Sheet 10 of 11



泰發科技		8F-1, 289, Section II, Kuan-Fu R.D. Hsinchu
Title TF-530 + VW2005: VCC/ GND (part B)		
Size B	Document Number TFDN-021101.01	Rev C
Date: Tuesday, November 09, 2004	Sheet 11	of 11